

DW30 Winery CALPELLA DIS N11M-GE1 Schematics

uFCPGA Mobile Arrandale

Intel Ibex Peak-M

2009-09-01

REV : SA

DY : Nopop Component

UMA : Pop when schematic is UMA

DIS : Pop when schematic is DIS

Winery CALPELLA Block Diagram

PCB LAYER

L1: Top
L2: GND
L3: Signal
L4: Signal
L5: VCC
L6: Signal
L7: GND
L8: Bottom

Clock Generator
SLG8SP585

Nvidia
N11M-GE1(40nm)

Intel CPU
Arrandale

Project code : 91.4EX01.001
Part Number : 48.4EX11.0SA
PCB P/N : 09288
Revision : SA

CPU DC/DC
ISL62883 ^{47, 48}

INPUTS	OUTPUTS
+PWR_SRC	+VCC_CORE

SYSTEM DC/DC
TPS51125 46

INPUTS	OUTPUTS
+PWR_SRC	+15V ALW +3.3V _{RTC} LDO +5V ALW +3.3V ALW

SYSTEM DC/DC
TPS51116 50

INPUTS	OUTPUTS
+PWR_SRC	+1.5V SUS +0.75V \bar{V} DDR VT \bar{V} +V_DDR_REF

SYSTEM DC/DC
ADP3211 53

INPUTS	OUTPUTS
+PWR_SRC	+CPU_GFXCORE

SYSTEM DC/DC
TPS51218 86

INPUTS	OUTPUTS
+PWR_SRC	+VCC GFX CORE

CHARGER
BQ24745 45

INPUTS	OUTPUTS
+DC_IN +PBATT	+PWR_SRC

SYSTEM DC/DC
TPS51218 49

INPUTS	OUTPUTS
+PWR_SRC	+1.05V_VTT

LDO
APL5930 51

INPUTS	OUTPUTS
+3.3V ALW	+1.8V RUN

LDO
RT9025 51

INPUTS	OUTPUTS
+3.3V ALW	+1.8V RUN GPU

Wistron Corporation

1st Samsung

DELL


Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Block Diagram


Size Custom	Document Number Vostro Calpella	Rev S
Date: Wednesday, September 02, 2009	Sheet 2 of 88	

www.vinafix.vn


PCH SMBus Block Diagram



KBC SMBus Block Diagram




Switchable Graphic SMBus Block Diagram




Remove HDMI

Thermal Block Diagram



Audio Block Diagram



PCB Strapping Calpella Schematic Checklist Rev1.6

Name	Schematics Notes
SPKR	Reboot option at power-up Default Mode: Internal weak Pull-down. No Reboot Mode with TCO Disabled: Connect to Vcc3_3 with 8.2-kΩ - 10-kΩ weak pull-up resistor. Intel suggest 1K resistor (Fonseca)
INIT3_3V#	Internal pull-up. Leave as "No Connect"
GNT3#/GPIO55	Default Mode: Internal pull-up. Low (0) = Top Block Swap Mode Note: Connect to ground with 4.7-kΩ weak pull-down resistor. CRB uses a 1 kΩ; do not stuff resistor.
INTVRMEN	High (1) = Integrated VRM is enabled Low (0) = Integrated VRM is disabled Note: CRB uses a 330-kΩ resistor.
GNT0#, GNT1#	Default (SPI): Leave both GNT0# and GNT1# floating. No pull up required. Boot from PCI: Boot from LPC: Connect both GNT0# and GNT1# to ground with 1-kΩ pull-down resistor. Connect GNT1# to ground with 1-kΩ pull-down resistor. Leave GNT0# Floating.
GNT2#/GPIO53	Default - Internal pull-up. Low (0) = Configures DMI for ESI compatible operation (for servers only. Not for mobile/desktops).
SPI_MOSI	Enable Intel Anti-Theft Technology: Connect to Vcc3_3 with 8.2-kΩ weak pull-up resistor. Disable Intel Anti-Theft Technology: Left floating, no pull-down required.
NV_ALE	Enable Intel Anti-Theft Technology: Connect to +NVRAM_Vccq with 8.2-kΩ weak pull-up resistor.[CRB has it pulled up with 1-kΩ no-stuff resistor] Disable Intel Anti-Theft Technology: Leave floating (internal pull-down)
NC_CLE	DMI termination voltage. Weak internal pull-up. Do not pull low.
HAD_DOCK_EN# /GPIO[33]	Low (0) - Flash Descriptor Security will be overridden. Also, when this signals is sampled on the rising edge of PWROK then it will also disable Intel ME and its features. High (1) -Security measure defined in the Flash Descriptor will be enabled. Platform design should provide appropriate pull-up or pull-down depending on the desired settings. If a jumper option is used to tie this signal to GND as required by the functional strap, the signal should be pulled low through a weak pull-down in order to avoid asserting HDA_DOCK_EN# inadvertently. Note: CRB recommends 1-KΩ pull-down for FD Override. There is an internal pull-up of 20 kΩ for HDA_DOCK_EN# which is only enabled at boot/reset for strapping functions.
HDA_SDO	Weak internal pull-down. Do not pull high. Sampled at rising edge of RSMRST#.
HDA_SYNC	Weak internal pull-down. Do not pull high. Sampled at rising edge of RSMRST#.
GPIO15	Low (0) -Intel ME Crypto Transport Layer Security (TLS) cipher suite with no confidentiality High (1) -Intel ME Crypto Transport Layer Security (TLS) cipher suite with confidentiality Note: This is an unmuxed signal. This signal has a weak internal pull-down of 20 KΩ which is enabled when PWROK is low. Sampled at rising edge of RSMRST#. CRB has a 1-kΩ pull-up on this signal to +3.3VA rail.
GPIO8	Weak internal pull-up. Do not pull low. Sampled at rising edge of RSMRST#.
GPIO27	Default = Do not connect (floating). Internal pull-up. High(1) = Enables the internal VccVRM to have a clean supply for analog rails. No need to use on-board filter circuit. Low (0) = Disables the VccVRM. Need to use on-board filter circuits for analog rails.

Processor Strapping Calpella Schematic Checklist Rev1.6

Pin Name	Strap Description	Configuration (Default value for each bit is 1 unless specified otherwise)	Default Value
CFG[4]	Embedded DisplayPort Presence	1: Disabled - No Physical Display Port attached to Embedded DisplayPort. 0: Enabled - An external Display Port device is connected to the Embedded Display Port.	1
CFG[3]	PCI-Express Static Lane Reversal	1: Normal Operation. 0: Lane Numbers Reversed 15 -> 0, 14 -> 1, ...	1
CFG[0]	PCI-Express Configuration Select	1: Single PCI-Express Graphics 0: Bifurcation enabled	1

PCIE Routing

LANE1	Card reader
LANE2	MiniCard WLAN
LANE3	LAN
LANE4	MiniCard WWAN
LANE5	New Card

USB Table

USB	
Pair	Device
0	USB1
1	USB for ESATA
2	USB2
3	RESERVE
4	WLAN
5	WWAN
6	RESERVED (Not available for HM55)
7	RESERVED (Not available for HM55)
8	BLUETOOTH
9	Card Reader
10	Biometric
11	CAMERA
12	New Card
13	RESERVED

1st Samsung



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Table of Content

Size Custom

Document Number



Rev

Vostro Calpella

SA

Date: Wednesday, September 02, 2009

Sheet 6 of 88



FSC	0	1
SPEED	133MHz (Default)	100MHz

1st Samsung

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **Clock Generator SLG8SP585**

Size Document Number

Date: Wednesday, September 02, 2009 Sheet 7 of 88

Rev **X00**

Vostro Calpella

Calpella Platform Design Guide
Revision 1.6

Page 89

2.4 Arrandale Graphics Disable Guideline


It applies to Arrandale and Clarksfield discrete graphic designs.

FDI_TX[7:0] and FDI_TX#[7:0] can be left floating on the Arrandale. The GFX_IMON, FDI_FSYN0, FDI_FSYN1, FDI_LSYN0, FDI_LSYN1, and FDI_INT signals on the Arrandale side should be tied to GND (through 1-kΩ ±5% resistors).

DW

07/02 Added

1. Added Flexible Display Interface (Intel® FDI) commentariat



DW

07/10 Reversal




1. PCI-Express Static Lane Reversal
(15 -> 0, 14 -> 1, ...)

1st Samsung



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,
Taipei Hsien 221, Taiwan, R.O.C.

Title		CPU (PCIE/DMI/FDI)	
Size	Document Number	Rev	
Vostro Calpella		X00	
Date:	Wednesday, September 02, 2009	Sheet	8 of 88



eDP for Switchable GFX can only be driven out of Port D of PCH. To configure Port D for embedded DP it is required to set the `DDPD_CTRLDATA` strap high to 3.3V Core rail through 2.2 k Ω \pm 5% resistor, `LVDS (L_DDC_DATA)` strap as no connect and the `eDP strap CFG[4]` as no connect.

DW

07/02 Added

1.Added display Switchable strap commentariat

CFG7(Reserved) - Temporarily used for early Clarksfield samples.	
CFG7	<p>Clarksfield (only for early samples pre-ES1) - Connect to GND with 3.01K Ohm/5% resistor.</p> <p>Note: Only temporary for early CFD sample (PGA/BGA) [For details please refer to the WW33 MoW and sighting report].</p> <p>For a common M/B design (for AUB and CFD), the pull-down resistor should be used. Does not impact AUB functionality.</p>

5 OF 9

TP1116 1 SA DIMM VREF#

TP1117 1 SB DIMM VREF#

CFG0 AM30 CFG0

CFG1 AM28 CFG1

CFG2 AP31 CFG2

CFG3 AL32 CFG3

CFG4 AL30 CFG4

AM31 CFG5

AN29 CFG6

AM32 CFG7

AK32 CFG8

AK31 CFG9

AK28 CFG10

AL28 CFG11

AN30 CFG12

AN32 CFG13

AL32 CFG14

AL29 CFG15

AL30 CFG16

AK30 CFG17

× H16 RSVDP_TP_86

× B19 RSVDB#B19

× A19 RSVDA#A19

TP H RSVDT17 R A20 RSVDA#A20

TP H RSVDT18 R B20 RSVDB#B20

× U9 RSVDB#U9

× T9 RSVDB#T9

× AC9 RSVDA#AC9

× AB9 RSVDA#AB9

× J29 RSVDB#J29

× J28 RSVDB#J28

CLARKSFIELD

RSVD#AP25

RSVD#AL25

RSVD#AL24

RSVD#AL22

RSVD#AJ33

RSVD#AG9

RSVD#M27

RSVD#L28

SA_DIMM_VREF

SB_DIMM_VREF

RSVD#G25

RSVD#G17

RSVD#E31

RSVD#E30

RSVD#AJ13

RSVD#AJ12

RSVD#AH25

RSVD#AK26

RSVD#AL26

RSVD_NCTF_37

RSVD#AJ26

RSVD#AJ27

AL28

AL29

AP30

AP32

AL27

AT31

AT32

AP33

AR33

AR32

RSVD_TP#E15

RSVD_TP#F15

KEY

RSVDD#D15

RSVDC#C15

RSVD#AH15

TP RSVDD4_R

TP RSVDD5_R

TP1121 Do Not Stuff

TP1122 Do Not Stuff

SA_CK2

SA_CK2E

SA_CS#2

SA_ODT2

SA_CK3

SA_CK3R

SA_CKE3

SA_CS#3

SA_ODT3

SB_CK2

SB_CK2E

SB_CS#2

SB_ODT2

SB_CK3

SB_CK3R

SB_CKE3

SB_CS#3

SB_ODT3



VSS

AP34

RESERVED

Title			
CPU (RESERVED)			
Size	Document Number	Rev	
	Vostro Calpella	X00	
Date:	Wednesday, September 02, 2009	Sheet 11 of	88

PROCESSOR CORE POWER 48A (Arburdale)





1.1V RAIL POWER

CPU CORE SUPPLY

POWER


SENSE LINES

18A









The decoupling capacitors, filter recommendations and sense resistors on the CPU/PCH Rails are specific to the CRB Implementation. Customers need to follow the recommendations in the Calpella Platform Design Guide.

Please note that the VTT Rail Values are
Arrandale VTT=1.05V;
Clarksfield VTT=1.1V



SA
07/01 Check
1. DPRSLVR ??






1st Samsung

(Blanking)

1st Samsung



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number

Vostro Calpella

Date: Wednesday, September 02, 2009

Sheet 15 of 88

Rev

X00

(Blanking)

(Blank)



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page


(Reserve)

Size	Document Number
Custom	Vos



Vostro Calpella

Rev
SA


SSID = MEMORY




[10] M_A_BS2
[10] M_A_BS0
[10] M_A_BS1



DG:
1uF*4 (per SO-DIMM)
10uF*3 (two close to VR and one between the two SO-DIMM)





Follow Intel "425302_CalPELLa_S3PowerReduction_WhitePaper_Rev0.9.pdf" document.



DDR3-204P-47-GP

62.10017.P31



www.vinafix.vn



SMBUS address:A0

DW

07/02 Reserve
1.Added SA0_DM1 pull-up resistor
07/07
2.Reserve pull-bi,lo resistor








1st Samsung

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Heichih,
Taipei Hsien 221, Taiwan, R.O.C.

File
DDR3II-SODIMM SLOT1
Size Document Number
Custom **Vostro Calpella** Rev
SA
Date: Wednesday, September 02, 2009 Sheet 18 of 88


```
[10] M_B_DQS#[7..0] << >>
[10] M_B_DQ[63..0] << >>
[10] M_B_DM[7..0] << >>
[10] M_B_DQS[7..0] << >>
[10] M_B_A[15..0] << >>
```



Height 9.2mm

07/05

1. LCD brightness control are separated by GPU,PCH,EC
2. LCD Power Enable control are separated by GPU,PCH,EC
3. LCD Backlight On/Off Status are separated by GPU,PCH,EC



1st Samsung



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

	Title
--	-------

PCH (LVDS/CRT/DDI)

Size

Document Number	
-----------------	--

Rev


Vostro Calpella

X00




Date: Wednesday, September 02, 2009

Sheet 20



88



DW
07/23 Added
1. Added "ME in Manufacturing Mode" strap
2. Added CardReader_Wake# to sent Card detect signal for PCH . (Only For JMB380)




DW
07/02 Change
1. Change R2410 to dummy



DW
07/10 assign GPIO
1. assign GPIO GPIO_DSM, Felic_DETECT#








1st Samsung

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **PCH (POWER1)**
Size Document Number Rev **X00**
Date: Wednesday, September 02, 2009 Sheet 26 of 88



(Blank)



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	Author	Date	Page	Page	Page	Page	Page	Page	Page
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page
Title									


(Reserve)

Size	Document Number
Custom	Vos





Vostro Calpella

Rev
SA

SSID = AUDIO



Internal pull up 60K
check external pull up??



(Blank)





Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title _____

(Reserve)

Size	Document Number	Rev
Custom	Vostro Calpella	SA

Date: Wednesday, September 02, 2009 Sheet 31 of 88






1st Samsung

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
		Title CardReader/RTS5138	
Size	Document Number	Rev	
Custom	Vostro Calpella	SA	
Date:	Wednesday, September 02, 2009	Sheet	32 of 88

SSID = SDIO

SD/MMC/MMC+ Card Reader



SSID = 1394

Remove 1394

1st Samsung


(Blank)

SSID = User.Interface




Remove TPM EEPROM

TPM board CONN



1st Samsung

		Wistron Corporation 21F, 88, Sec 1, Hsin Tai Wu Rd., Hsichih, Taipai Hsien 221, Taiwan, R.O.C.	
Title TPM			
Size Custom	Document Number Vostro Calpella		Rev SA
Date: Wednesday, September 02, 2009		Sheet 36	of 88




(Blank)


```
SSID = User.Interface
```

Free Fall Sensor

Note

- no via, trace, under the sensor (keep out area around 2mm)
- stay away from the screw hole or metal shield soldering joints
- design PCB pad based on our sensor LGA pad size (add 0.1mm)
- solder stencil opening to 90% of the PCB pad size
- mount the sensor near the center of mass of the NB as possible as you can



```
09/0422
(#1) Just pull +3.3V_RUN ~ Ref. Rothschild
(#2) FAE/ DY is ok, chip internal pull-up resistors
(#3) From spec, Slave Address(SAD) is 001110xb
    Pull HIGH SAD is 0011101b
    Pull GND SAD is 0011100b
```

Note

- (1) Keep all signals are the same trace width. (included VDD, GND).
- (2) No VIA under IC bottom.

1st Samsung

DELL

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Free Fall Sensor

Size	
Custom	

Document Number

Vostro Calpella

Rev	64
-----	----

Date: Wednesday, September 02, 2009

Sheet	40
-------	----

C

88


www.vinafix.vn

(Blank)

www.vinafix.vn



1st Samsung

DELL		Wistron Corporation 21F, 88, Sec 1, Hsin Tai Wu Rd., Hsieh, Taipai Hsien 221, Taiwan, R.O.C.	
Title (Reserve)			
Size Custom	Document Number Vostro Calpella		Rev SA
Date: Wednesday, September 02, 2009	Sheet 41	of	88

	Wistron Corporation 21F, 88, Sec 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
	Title _____		
Size _____ Custom _____	Document Number _____ <div style="text-align: center;"> (Reserve) Vostro Calpella </div>		Rev _____ SA
Date: Wednesday, September 02, 2009		Sheet 41 of 88	


SSID = Reset.Suspend

Remove +3.3V_DELAY power rail 2009/05/25



1st Samsung

Batt Connector



1st Samsung



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Batt Connector

Size
A3

Document Number

Vostro Calpella

Rev


SA


Date: Wednesday, September 02, 2009

Sheet 44 of 88


www.vinafix.vn

SSID = Charger





TPS51218 for +1.05V_VTT



DIS (Arrandale 1.05V_VTT)
Design Current = 22.75A
31.28A<OCP<36.96A

$$V_{out} = 0.704V * (R1 + R2) / R2$$

Frequency setting
470K -->290KHz
200K -->340KHz
100K -->380KHz
39K -->430KHz

I/P cap: 10U 25V K1206 X5R/ 78.10622.52L
Inductor: 0.56uH PCMC1047-R56MN Cyntec DCR:1.8mohm Isat=25Arms 68.R5610.10D
O/P cap: 330U 2.5V EEFSX0D331ER 9mOhm 3Arms PANASONIC/ 79.33719.L01
H/S: SIS406DN/ POWERPAK-8/ 11.5mOhm/14.5mOhm @4.5Vgs/ 84.00406.037
L/S: SIS402DN/ POWERPAK-8/ 6.4mOhm/8mOhm@4.5Vgs/ 84.00402.037

1st Samsung

DELL Wistron Corporation
21F, 88, Sec 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **TPS51218 +1.05V_VTT**


Size: Document Number

Custom: **DW Calpella**

Date: Wednesday, September 02, 2009 Sheet: 49 of 88

Rev: **X00**

```
SSID = PWR.Plane.Regulator_1p5v0p75v
```




1st Samsung




Title			
TPS51116 +1.5V SUS			
Size	Document Number	Rev	
Custom	DW Calpella	X00	
Date: Thursday, September 03, 2009		Sheet 50	of 88


SSID = PWR.Plane.Regulator_1p8v

APL5930 for +1.8V_RUN




RT9025 for +1.8V_RUN_GPU





Calpella Platform S3 Power Reduction Platform
S3 Power Reduction CRB Implementation
Design Details
Revision 0.1


+1.5V_CPU:



DW


- 07/20 corrected
1. Removed C5288
2. Removed Q5207, R5225, R5220 to save more part counts

DW
07/07 Added
1. Added discharge circuit



1st Samsung

```
SSID = CPU.GFX.Regulator
```



I/P cap: 10U 25V K1206 X5R/ 78.10622.52L
Inductor: 0.56uH PCCM104T-R56Mn Cyntec DCR:1.8mOhm Isat=25Arms 68.R5610.10D
O/P cap: 330U 2.5V EEF5X0D331ER 9mOhm 3Arms PANASONIC/ 79.33719.L01
H/S: S17686DP/ POWERPAK-8/11mOhm/14mOhm@4.5Vgs/ 84.07686.037
L/S: S1R460DP/ POWERPAK-8/ 4.9mOhm/6.1mOhm@4.5Vgs/ 84.00460.037


1st Samsung



Close GPU



```
H=>B1 -iGPU PCH (UMA)
L=>B0 -dGPU GPU (DIS)
```



20.F1555.030

JAE-CON30 (30 pins) connected to LCD1 module (33 pins).

Key connections and components:

- NP2 (pin 32) to PWR_SRC_LCD
- NP1 (pin 31) to GND
- LCD_BRIGHTNESS (pin 22) to +3.3V_EEPROM
- LCD_TST (pin 19) to GND
- LCD_CBL_DET# (pin 15) to GND
- VGA_TXAOUT0- (pin 12) to GND
- VGA_TXAOUT0+ (pin 13) to GND
- VGA_TXAOUT1- (pin 10) to GND
- VGA_TXAOUT1+ (pin 11) to GND
- VGA_TXAOUT2- (pin 7) to GND
- VGA_TXAOUT2+ (pin 8) to GND
- VGA_TXACLK- (pin 4) to GND
- VGA_TXACLK+ (pin 3) to GND

Other components and labels:


- +LCDVDD
- C5402
- SCD1010V20X4GP
- +3.3V_RUN
- R5410 (Do Not Stuff)
- R5406
- R5408
- R5409
- UMA
- [81] LBKLT_CTL_
- [20] LBKLT_CTL_

Diagram illustrating the connection for the **LCD_BRIGHTNESS** pin:


- U5448** (NC7SB3157P6X-1GP) is connected to the **LCD_BRIGHTNESS** pin.
- B0** (LBKLT_CTL_GPU) is connected to the **LCD_BRIGHTNESS** pin.
- B1** (LBKLT_CTL_PCH) is connected to the **LCD_BRIGHTNESS** pin.
- A** (+3.3V_RUN) is connected to the **LCD_BRIGHTNESS** pin.
- VCC** (VCC) is connected to the **LCD_BRIGHTNESS** pin.
- S** (DGPU_PWM_SELECT#) is connected to the **LCD_BRIGHTNESS** pin.

Legend:


- H=>B1 -iGPU PCH (UMA)
- L=>B0 -dGPU GPU (DIS)



INVERTER POWER



LCD POWER



I>=>B0 -dGPU GPU (DIS)

U5446

B0 A 3 +3.3V_RUN U5466 4

GND VCC 5

B1 6


[B1] LCDVDD_EN_GPU <<< 3

[20] LCDVDD_EN_PCH <<< 2

DGPU_SELECT# [21,74] <<< 6

NCT7SB3157P6X-1GP

73.03157.C0H



1st Samsung



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

LCD/Inverter Connector





Size	Document Number
------	-----------------

Vostro Calpella



Date: Wednesday, September 02, 2009

Sheet 54 of 88

SSID = VIDEO



DW
07/07 Change
1. Change CRT DDC CLK/DAT Circuit



H=>B1 -iGPU PCH (UMA)
L=>B0 -dGPU GPU (DIS)


www.vinafix.vn

(Blank)

www.vinafix.vn


1st Samsung

DELL		Wistron Corporation 21F, 88, Sec 1, Hsin Tai Wu Rd., Hsieh, Taipai Hsien 221, Taiwan, R.O.C.	
Title (Reserve)			
Size Custom	Document Number Vostro Calpella		Rev SA
Date: Wednesday, September 02, 2009	Sheet 56	of	88

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
		Title _____	
(Reserve)			
Size Custom	Document Number Vostro Calpella	Rev SA	
Date: Wednesday, September 02, 2009	Sheet 56 of 88		

(Blank)

1st Samsung



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

HDMI Connector

Size

Document Number

Rev

Custom

Vostro Calpella


SA

Date: Wednesday, September 02, 2009

Sheet 57 of 88

SSID = Thermal

Fan Connector



1st Samsung



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

FAN

Size
A3

Document Number

Vostro Calpella

Rev


SA

Date: Wednesday, September 02, 2009

Sheet 58 of 88

SSID = SATA

SATA HDD Connector




SATA HDD Interface comment

S1:GND
S2:RX+
S3:RX-
S4:GND
S5:TX-
S6:TX+
S7:GND

P1----- 3.3V
P2----- 3.3V
P3----- 3.3V
P4:GND
P5:GND / Dell Detected Pin
P6:GND
P7----- 5V
P8----- 5V
P9----- 5V
P10--- GND
P11:Dell: FFS_INT for supported HDD
P12:GND
P13----- 12V
P14----- 12V
P15----- 12V

SSID = SATA

ODD Connector



1st Samsung


DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
HDD/ODD Connector			
Size A3	Document Number Vostro Calpella	Rev SA	
Date: Wednesday, September 02, 2009	Sheet 59	of	88

www.vinafix.vn


SSID = AUDIO

Speaker Connector



SSID = AUDIO


MIC IN



Delete Audio De-pop Circuit
2009/07/24

SSID = AUDIO


Head Phone



1st Samsung

(Blank)

1st Samsung



Wistron Corporation
21F, 88, Sec 1, Hsin Tai Wu Rd., Hsichih,
Taipai Hsien 221, Taiwan, R.O.C.

Title

Size
Custom

Document Number
Vostro Calpella


Rev
SA

Date: Wednesday, September 02, 2009Sheet 61 of 88


(Reserve)

SSID = Flash.ROM

SPI FLASH ROM (2M bits) for KBC




SPI FLASH ROM (32M bits) for PCH




SSID = RBATT

RTC Connector



1st Samsung

USB & ESATA Power SW



ESATA Power

with EMI

Pin 1: +5V_USB1

Pin 2: GND

Pin 3: USB P1+

Pin 4: USB P1-

Pin 5: ESATA ITX DFX PU

Pin 6: ESATA ITX DFX NU

Pin 7: GND

Pin 8: GND

Pin 9: ESATA IRX DTX PU

Pin 10: ESATA IRX DTX PU

Pin 11: GND

Pin 12: GND

Pin 13: GND

Pin 14: GND


Pin 15: GND

Pin 16: GND

Module Label: AFTP6306

Module ID: 22.10254.681

Note: with EMI



Title			
USB/ESATA Port			
Size	Document Number	Rev	
Custom	Vostro Calpella	SA	
Date: Wednesday, September 02, 2009		Sheet 63 of 88	

(Blank)

For LED & Capacity board:

LED Type	Color	Power rail
BATTERY LED1	Amber (Multi-color)	ALW
SCRL LED	White	ALW
CAP LED	White	ALW
NUM LED	White	ALW
PWR BTN LED	White	ALW
SATA ACT LED1	White	RUN
BT ACT LED	White	RUN
WLAN/WWAN ACT LED	White	RUN

PWR BTN LED



SCRLK LED



CAPS LED



NUM LED





Bluetooth LED



WWAN LED



WLAN WIMAX_LED



Remove HDD LED


1st Samsung

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu,
Taippei Hsien 321, Taiwan, R.O.C.

File: **LED**
Size: Document Number
Customer: **Calpella**
Page: 66 of 68
Rev: **SA**

(Blank)

1st Samsung



Wistron Corporation
21F, 88, Sec 1, Hsin Tai Wu Rd., Hsichih,
Taipet Hsien 221, Taiwan, R.O.C.

Title

(Reserve)

Size
Custom


Document Number
Vostro Calpella

Rev
SA


Date: Wednesday, September 02, 2009Sheet 67 of 88

SSID = KBC

Internal KeyBoard Connector




KB Backlight CONN



SSID = Touch.Pad

TouchPad Connector




www.vinafix.vn

1st Samsung

DELL		Wistron Corporation	
21F, 88, Sec 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title: Keyboard/Touch Pad			
Size: Custom	Document Number: Vostro Calpella	Rev: SA	
Date: Wednesday, September 02, 2009	Sheet: 68	of	88


Hall Sensor Connector



1st Samsung

DELL		Wistron Corporation 21F, 88, Sec 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title: Hall sensor			
Size: Custom	Document Number: Vostro Calpella	Rev: SA	
Date: Wednesday, September 02, 2009	Sheet: 69	of: 88	

GOLDEN FINGER FOR DEBUG BOARD



1st Samsung

DELL		Wistron Corporation	
		21F, 88, Sec 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Debug port			
Size	Document Number	Rev	
Custom	Vostro Calpella	SA	
Date: Wednesday, September 02, 2009	Sheet 70	of	88

(Blank)

www.vinafix.vn

1st Samsung


DELL

Wistron Corporation
21F, 88, Sec 1, Hsin Tai Wu Rd., Hsieh,
Taipai Hsien 221, Taiwan, R.O.C.

Title

Size Document Number Rev
Custom **Vostro Calpella** SA

Date: Wednesday, September 02, 2009 Sheet 71 of 88




		Wistron Corporation 21F, 88, Sec.1, Hsein Tai Wu Rd., Haichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Size Custom Document Number		(Reserve)	
Vostro Calpella		Rev SA	
Date: Wednesday, September 02, 2009		Sheet 71 of 88	

www.vinafix.vn

(Blank)


SSID = User.Interface

Camera Connector




For ESD

For EMI




SSID = User.Interface

Bluetooth cable conn.




Assign BT_DET# GPIO
2009/06/09




pin define check

BT LED control signal 2009/05/26



Remove R7301
2009/06/09

Close to BT1




1st Samsung

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
Camera CONN			
Size	Document Number	Rev	SA
A3	Vostro Montevina Discrete	88	
Date:	Wednesday, September 02, 2009	Sheet	73 of 88

www.vinafix.vn

UMA/DIS LVDS signal select circuit




FUNCTION TABLE


SFI	FUNCTION	OUTPUT
I	IMDSn+ = A IMDSn+	IMDSn+
I	IMDSn- = A IMDSn-	IMDSn-
I	IMDSCLK+ = A IMDSCLK+	IMDSCLK+
I	IMDSCLK- = A IMDSCLK-	IMDSCLK-
H	BTMSn+ = High Impedance	BTMSn+
H	BTMSn- = High Impedance	BTMSn-
H	BTMSCLK+ = High Impedance	BTMSCLK+
H	BTMSCLK- = High Impedance	BTMSCLK-
H	TMDSn+ = BTMSn+	TMDSn+
H	TMDSn- = BTMSn-	TMDSn-
H	TMDSCLK+ = BTMSCLK+	TMDSCLK+
H	TMDSCLK- = BTMSCLK-	TMDSCLK-
H	IMDSn+ = High Impedance	IMDSn+
H	IMDSn- = High Impedance	IMDSn-
H	IMDSCLK+ = High Impedance	IMDSCLK+
H	IMDSCLK- = High Impedance	IMDSCLK-

UMA/DIS CRT Hsync/Vsync select circuit

Hsync & Vsync level shift



UMA/DIS CRT signal select circuit



L	S	YA	YB	YC	YD	Function
H	X	H-Z	H-Z	H-Z	H-Z	Disable
L	I	IA0	IB0	IC0	ID0	S = 0
L	II	IA1	IB1	IC1	ID1	S = 1

1st Samsung

Wistron Corporation
21F, 88, Sec 1, Hsin Tai Wu Rd., Hsichih,
Taipai Hsien 221, Taiwan, R.O.C.

Title: **PX Swith-1**


Size: Document Number
Custom: **Vostro Calpella**

Date: Wednesday, September 02, 2009 Sheet 74 of 88

Rev: **SA**

(Blank)

1st Samsung



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserve)

Size
A3

Document Number
Vostro Calpella

Date: Wednesday, September 02, 2009


Rev
SA

Sheet 75 of 88

DC_IN baord CON


Please reoute 300 mil at least.

```
+DC_IN      : 19.5V/85W
+3.3V_RUN   : 3300mA
+5V_ALW     : 1000mA
+1.5V_RUN   : 500mA
+3.3V_ALW   : 58mA
```



Remove AFTP test point
Confirmed with AFTE.

Place near BTB1



1st Samsung



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title				DC_IN Board BTB Connector			
Size	Document Number						Rev
Custom	Vostro Calpella						SA
Date: Wednesday, September 02, 2009				Sheet	76	of	88

www.vinafix.vn

(Blank)



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

	Title
--	-------

Audio BD/IO BD CONN

Size	D
Custom	

Document Number

Rev	
SA	

Date: Wednesday, September 02, 2009

Sheet	77	of	88
-------	----	----	----

```
[21] USB_PN10
[21] USB_PP10
```




```
[37] KBC_PWRBTN#
[66] WLAN_WIMAX_LED_R#
[66] SCRL_LED_R#
[66] CAP_LED_R#
[66] NUM_LED_R#
[66] SATA1_ACT_LED
[66] LED_BT_ACT_K_R#
[66] WWAN_LED_R#
[66] PWR_BTN_LED_R#
[37] CAPA_INT#
[37] CAPA_RST#
```









SSID = Mechanical

EMI Request



HOLE :





1st Samsung

PCIE_MTX_GRX_P[0..15] << PCIE_MTX_GRX_P[0..15] [8]

PCIE_MTX_GRX_N[0..15] << PCIE_MTX_GRX_N[0..15] [8]

PCIE_MRX_GTX_P[0..15] >> PCIE_MRX_GTX_P[0..15] [8]

PCIE_MRX_GTX_N[0..15] >> PCIE_MRX_GTX_N[0..15] [8]



SSID = VIDEO









DW

07/05

1. LCD brightness control are separated by GPU,PCB,EC
2. LCD Power Enable control are separated by GPU,PCB,EC
3. LCD Backlight On/Off Status are separated by GPU,PCB,EC

07/10 Not Reserve


1. Shorted LBLKLT_CTS_GPU,LCDVDD_EN_GPU,PANEL_BKLEN_GPU Not Reserve RB134,RB135,RB136



DW30 LVDS only 1 chanel
Vendor confirm tie to +1.8V powe rail


DW30 not support HDM
NV DG: pull-down 10K

+IFPAB_IOVDD



Revised decoupling C 2009/05/28

+IFPAB_PLLVDD



Change power:
2009/05/28


1st Samsung



Title			
VGA-LVDS/CRT/DP PORT			
Size	Document Number		Rev
A2	Vostro Calpella		SA
Date:	Wednesday, September 02 2009	Sheet	81 of 88

www.vinafix.vn


Revised decoupling C 2009/05/28




"Remote Voltage Sensing" not used, reserve Test-Point.

Change FBVDDQ power rail
2009/05/28

FBVDD/Q = 2.24A



Revised decoupling C 2009/05/28





1st Samsung

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		VGA-POWER/GND(3/4)	
Size	Document Number	Vostro Calpella	
A3		SA	
Date:	Wednesday, September 02, 2009	Sheet	82 of 88

SSID = VIDEO



Strap0 USER_BIT0 1 USER_BIT1 1 USER_BIT2 1 USER_BIT3 1	Strap1 3GIO_PADCFG_LUT_ADR0 0 3GIO_PADCFG_LUT_ADR1 1 3GIO_PADCFG_LUT_ADR2 1 3GIO_PADCFG_LUT_ADR3 1	Strap2 PCI_DEVID_0 1 PCI_DEVID_1 0 PCI_DEVID_2 1 PCI_DEVID_3 0
EDID is used	Reserved	N11M-GE1 GPU Device ID=0x0A75
ROM SI GPU RAM_CFG0 RAM_CFG1 RAM_CFG2 RAM_CFG3	ROM SO GPU VGA_DEVICE 1 SMB_ALT_ADDR 0 FB_0_BAR_SIZE 0 XCLK_417 0	ROM SCLK GPU PEX_PLL_EN_TERM 0 SLOT_CLK_CONFIG 1 SUB_VENDOR 0 PCI_DEVID_4 1

Default setting: SAMSUNG sDDR3 64Mx16BIT-->20K pull down (0x0011)
If use Hynix sDDR3 64Mx16BIT(0x0010), R8308 change to 15K.

```

RAM_CFG[3:0]  Config      FB_BUS Width  Definitions
0000
0001
0010
0011          64MX16  DDR3   64Bit          Hynix
0100          64MX16  DDR3   64Bit          Samsung
0101
0110
0111

```

Default

Default

SUB_VENDOR	XCLK_417	PEX_PLL_EN_TERM
0 No VBIOS ROM	0 277MHz (POR)	0 Disable (POR)
1 BIOS ROM present	1 Reserved	1 Enable

```
| 3GIO_PADCFG          USER[3:0]
| 0000 Desktop        1111 Use EDID to detect panel settings
| 1110 Notebook (POR)
```

```
| SLOT_CLOCK_CFG
| 0 GPU and MCH do not share a common reference clock
| 1 GPU and MCH share a common reference clock (POR)
```

1st Samsung

[illegible]

VGA-MEMORY/STRAPS(4/4)





Size	Document Number	Rev
10	Master Control	1

A3	Vostro Calpella	S
----	------------------------	---




Date: Wednesday, September 02, 2009 Sheet 83 of 88

www.vinafix.vn


SSID = VIDEO




SSID = VIDEO




+3.3V_RUN_GPU



+1.05V_GFX_PCIE:



+1.5V_RUN_GPU:



1st Samsung

DELL		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title		LDO 1.8V	
Size	Document Number	Rev	
Custom	Vostro Calpella	SA	
Date	Wednesday, September 02, 2009	Sheet	87 of 88

	Item	Page#	Date	Request By	Issue description	Solution Description	Rev.
D							
C							
B							
A							

1st Samsung



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,

1st Samsung



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	Author	Date	Page	Page	Page	Page	Page	Page	Page
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page

Change List(1/3)

Size
A3

	Document Number
--	-----------------

Vostro Calpella

Rev	SA
-----	----

Date: Wednesday, September 02, 2009

Sheet	88
-------	----

88

0

88

www.vinafix.vn